Skip to content

GitLab

Commit 62a995f8 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "msm: acpuclock-8930: Use level values for the max vdd of vdd_dig regulator"

parents 903a3fe2 d86fa828
Hide whitespace changes
Inline Side-by-side
Showing with 10 additions and 10 deletions
arch/arm/mach-msm/acpuclock-8930.c
View file @ 62a995f8
......@@ -54,7 +54,7 @@ static struct scalable scalable_pm8917[] __initdata = {
.l2cpmr_iaddr = 0x4501,
.vreg[VREG_CORE] = { "krait0", 1300000 },
.vreg[VREG_MEM] = { "krait0_mem", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait0_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "krait0_l23", 1800000 },
},
......@@ -66,7 +66,7 @@ static struct scalable scalable_pm8917[] __initdata = {
.l2cpmr_iaddr = 0x5501,
.vreg[VREG_CORE] = { "krait1", 1300000 },
.vreg[VREG_MEM] = { "krait1_mem", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait1_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "krait1_l23", 1800000 },
},
......@@ -90,7 +90,7 @@ static struct scalable scalable[] __initdata = {
.l2cpmr_iaddr = 0x4501,
.vreg[VREG_CORE] = { "krait0", 1300000 },
.vreg[VREG_MEM] = { "krait0_mem", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait0_hfpll", 1800000 },
},
[CPU1] = {
......@@ -101,7 +101,7 @@ static struct scalable scalable[] __initdata = {
.l2cpmr_iaddr = 0x5501,
.vreg[VREG_CORE] = { "krait1", 1300000 },
.vreg[VREG_MEM] = { "krait1_mem", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait1_hfpll", 1800000 },
},
[L2] = {
......
arch/arm/mach-msm/acpuclock-8930aa.c
View file @ 62a995f8
......@@ -54,7 +54,7 @@ static struct scalable scalable[] __initdata = {
.l2cpmr_iaddr = 0x4501,
.vreg[VREG_CORE] = { "krait0", 1300000 },
.vreg[VREG_MEM] = { "krait0_mem", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait0_hfpll", 1800000 },
},
[CPU1] = {
......@@ -65,7 +65,7 @@ static struct scalable scalable[] __initdata = {
.l2cpmr_iaddr = 0x5501,
.vreg[VREG_CORE] = { "krait1", 1300000 },
.vreg[VREG_MEM] = { "krait1_mem", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait1_hfpll", 1800000 },
},
[L2] = {
......
arch/arm/mach-msm/acpuclock-8930ab.c
View file @ 62a995f8
......@@ -54,7 +54,7 @@ static struct scalable scalable_pm8917[] __initdata = {
.l2cpmr_iaddr = 0x4501,
.vreg[VREG_CORE] = { "krait0", 1300000 },
.vreg[VREG_MEM] = { "krait0_mem", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait0_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "krait0_l23", 1800000 },
},
......@@ -66,7 +66,7 @@ static struct scalable scalable_pm8917[] __initdata = {
.l2cpmr_iaddr = 0x5501,
.vreg[VREG_CORE] = { "krait1", 1300000 },
.vreg[VREG_MEM] = { "krait1_mem", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait1_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "krait1_l23", 1800000 },
},
......@@ -90,7 +90,7 @@ static struct scalable scalable[] __initdata = {
.l2cpmr_iaddr = 0x4501,
.vreg[VREG_CORE] = { "krait0", 1300000 },
.vreg[VREG_MEM] = { "krait0_mem", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait0_hfpll", 1800000 },
},
[CPU1] = {
......@@ -101,7 +101,7 @@ static struct scalable scalable[] __initdata = {
.l2cpmr_iaddr = 0x5501,
.vreg[VREG_CORE] = { "krait1", 1300000 },
.vreg[VREG_MEM] = { "krait1_mem", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", LVL_HIGH},
.vreg[VREG_HFPLL_A] = { "krait1_hfpll", 1800000 },
},
[L2] = {
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment